In order to overcome the limitations encountered by the further scaling of the metal-oxide-semiconductor field effect transistors (MOSFETs) and of the flash memories, new device architectures are introduced. The vertical nanowire tunnel field effect transistor (TFET), with good short channel characteristic (low leakage current) and a subthreshold slope smaller than 60mV/decade (physical limit for the MOSFETs), and the bit cost scalable (BICS) flash memory are among the considered structures for further miniaturization.
